Abstract
Introduction
DRAM production tests currently are required to have a PPM level which approaches the single digit numbers. This implies that a single memory test is not sufficient; a set of tests has to be used. In addition, in order to obtain economically acceptable test times, the set of tests has to be optimized for the particular technology used, requiring manual optimization of the test set.
Much work has been done on designing memory tests [9] [3] [4] [6] [7] [5], optimized to detect a particular class of faults, which may have an academic origin or is based on inductive fault analysis and SPICE simulation. The question remains as how effective these tests are. [9] has applied a small set of tests to 2K*8 SRAMs and found that the fault coverage was heavily dependent on the used data backgrounds and address orders. [2] reports results of testing 1024 128K*8 SRAM chips using a small number of tests; the results indicated that the fault coverage was heavily dependent on the used stresses such as the load used on the output pins, and/or the power supply voltage. No results have been reported for DRAMs.
This paper presents the results of an Initial Test Set (ITS)
consisting of 44 tests, applied to 1896 1M*4 DRAM chips [1] . A test consists of a base test (BT) applied using a particular stress combination (SC) . An SC consists of a combination of values for the different stresses; e.g.; V DD = 4.5V , Temp = 70 o C, etc. BTs have been performed with up to 96 different SCs.
The organization of the paper is as follows: Section 2 gives an overview of the used BTs and stresses, Section 3 describes the results of the tests, while Section 4 ends with conclusions.
Used base tests and stresses
As already explained in Section 1, a test consists of a base test (BT), applied using a particular stress combination (SC). Section 2.1 gives an overview of the used BTs, the stresses (which are the components of a SC) are described in Section 2.2, and an overview of the used tests is given in Section 2.3.
Overview of the used base tests
The used set of 42 BTs is composed of BTs from the following classes (The number between brackets shows the number of BTs the class consists of.):
1. Electrical tests (11) 2. March tests (19) 3. Base cell tests (6) 4. Repetitive tests (3) 5. Pseudo-random tests (3)
1. Electrical tests. The class of electrical BTs consists of the contact test, DC parametric and AC parametric tests. The symbol ⇑ is used to denote the increasing address order (i.e., address 0,1,2, etc.); in addition, the required test time is given behind the name of the BT; n denotes the number of memory words. [5] . The notation used for these tests is as follows: ⇑ denotes an increasing address order, ⇓ denotes a decreasing address order, while denotes that the to be used address order can be chosen arbitrarily to be ⇑ or ⇓. Some tests occur in different versions, such as March C− and March C − R, because, for experimentation purposes, extra read operations have been added to the march elements. 'D' denotes the delay time for DRFs.
12. Scan (4n): { (w0); (r0); (w1); (r1)} 13. Mats+ (5n): { (w0); ⇑ (r0, w1); ⇓ (r1, w0)} 14. Mats++ (6n): { (w0); ⇑ (r0, w1); ⇓ (r1, w0, r0)} 15. March A (15n): { (w0); ⇑ (r0, w1, w0, w1); ⇑ (r1, w0, w1); ⇓ (r1, w0, w1, w0); ⇓ (r0, w1, w0)} 16. March B (17n): { (w0); ⇑ (r0, w1, r1, w0, r0, w1); ⇑ (r1, w0, w1); ⇓ (r1, w0, w1, w0); ⇓ (r0, w1, w0)} 17. March C-(10n): { (w0); ⇑ (r0, w1); ⇑ (r1, w0); ⇓ (r0, w1); ⇓ (r1, w0); (r0)} 18. March C-R (15n): { (w0); ⇑ (r0, r0, w1); ⇑ (r1, r1, w0); ⇓ (r0, r0, w1); ⇓ (r1, r1, w0); (r0, r0)} 19. PMOVI (13n): {⇓ (w0); ⇑ (r0, w1, r1); ⇑ (r1, w0, r0); ⇓ (r0, w1, r1); ⇓ (r1, w0, r0)} 20. PMOVI-R (17n): {⇓ (w0); ⇑ (r0, w1, r1, r1); ⇑ (r1, w0, r0, r0); ⇓ (r0, w1, r1, r1); ⇓ (r1, w0, r0, r0)} 21. March G (23n + 2D):
{ (w0); ⇑ (r0, w1, r1, w0, r0, w1); ⇑ (r1, w0, w1); ⇓ (r1, w0, w1, w0); ⇓ (r0, w1, w0); D; (r0, w1, r1); D; (r1, w0, r0)} 22. March U (13n): { (w0); ⇑ (r0, w1, r1, w0); ⇑ (r0, w1); ⇓ (r1, w0, r0, w1); ⇓ (r1, w0)} 23. March UD (13n + 2D): { (w0); ⇑ (r0, w1, r1, w0); D; ⇑ (r0, w1); D; ⇓ (r1, w0, r0, w1); ⇓ (r1, w0)} 24. March U-R (15n): { (w0); ⇑ (r0, w1, r1, r1, w0); ⇑ (r0, w1); ⇓ (r1, w0, r0, r0, w1); ⇓ (r1, w0)} 25. March LR (14n): { (w0); ⇓ (r0, w1); ⇑ (r1, w0, r0, w1); ⇑ (r1, w0); ⇑ (r0, w1, r1, w0); ⇓ (r0)} 26. March LA (22n): { (w0); ⇑ (r0, w1, w0, w1, r1); ⇑ (r1, w0, w1, w0, r0); ⇓ (r0, w1, w0, w1, r1); ⇓ (r1, w0, w1, w0, r0); ⇓ (r0)} 27. March Y (8n):
{ (w0); ⇑ (r0, w1, r1); ⇓ (r1, w0, r0); (r0)} 28. WOM (33n): Word oriented memory test, designed to detect concurrent coupling faults between bits within a word [8] . {⇑x (w0000, w1111, r1111); ⇓y (r1111, w0000, r0000); ⇓x (r0000, w0111, r0111); ⇑y (r0111, w1000, r1000); ⇑x (r1000, w0000); ⇓x (w1011, r1011); ⇓y (r1011, w0100, r0100); ⇑x (r0110, w0000); ⇑y (w1101, r1101); ⇓x (r1101, w0010, r0010); ⇑x (r0010, w0000); ⇓y (w1110, r1110); ⇑y (r1110, w0001, r0001);
3. Base cell tests. This class of tests has been designed to detect the influence of a disturbance of the base cell on other cells, or vise versa [5] . The following notation is used: 
{for each diagonal: w-non-d0, wd1,r;w-non-d1, wd0,r}.
Repetitive tests.
Repetitive tests perform multiple read or write operations to a single cell; denoted by rx y or rw y , whereby the rx or wx operation is repeated y times. Purpose: To make partial fault effects become full fault effects.
denotes an address increment along the main diagonal.
37. HamRd (40b): {⇑ (w0); ⇑ (r0, w1, r1 16 , w0);
Pseudo-random tests. Many types of Pseudo-random (PR) tests exist, depending on whether:
• PR values are used for the addresses, the data, and the read/write signal.
• The number and types of r and w operations in the used march elements. 
Used stresses
A stress can be a refinement of a certain operation of a BT (e.g., the address order or the to-be-written data), or can be an external condition applied to the Device Under Test (DUT) with the intent to make faults easier detectable. To the latter stress class belong timing, voltage, temperature and load stress. In the evaluation reported in this paper only the typical value for the load is used, it consists of the equivalent of two TTL loads and 100pF.
• Table 1 shows the tests which together form the ITS. The column 'Base test' lists the base tests, 'ID' lists the BT number as used by the test programs, 'Cnt' is a sequential number given to the corresponding BT, which is the same number as used for the description of the tests in Section 2.2. 'GR' is the group a BT belongs to (related tests are considered to belong to the same group), 'SCs' lists the number of different SCs used with the corresponding BT, 'Time' is the required execution time for the corresponding BT, 'TotTim' is the total execution time required for executing the corresponding BT for each of the SCs.
Overview of used tests
Note that the XMOVI and YMOVI tests are identical to the PMOVI tests, whereby additionally the test is repeated a number of times equal to the number of x or y address bits, respectively; with each repetition, the incrementing takes place with a different value of 2 i . For example, for a 3-bit xaddress and i = 1, the increment is 2 1 = 2 and the resulting address sequence is: 000, 010, 100, 110, 001, 011, 101, 111. Note additionally that tests 43 and 44 (Scan-L and MarchC-L) are identical to test 12 and 17, except for the use of the long cycle with t RAS = 10ms. (see Section 2.2).
Test Results
The tests of Section 2 have been applied with two different values for the temperature stress T = 25 o C (Phase 1) and T = 70 o C (Phase 2). A total of 1896 chips (DUTs) have been tested during Phase 1, while those passing Phase 1 (except for 25 DUTs which had a jam in the handler) entered the Phase 2 tests (Note: Ideally all 1896 DUTs should have been tested in both phases). The tester used was the Advantest T3332 tester. The total test time to perform all tests is 4885s = 1h21m per DUT (see Table 1 ). Considering the fact that the T3332 tester tests 32 DUTs in parallel, this results in a total test time of: 4885 * 1896/(32 * 3600) = 80.4h for Phase 1 and 4885 * 1140/(32 * 3600) = 48.5h for Phase 2.
The application of the BTs with the different SCs to the 1896 DUTs resulted in a large data base, which had to be simplified for analysis purposes. Therefore the notions of union and intersection have been introduced. The union represents the total number of faulty DUTs (faults) detected by a group of tests; the intersection represents the set of common faults detected by a group of tests. Table 2 shows the Phase 1 test results. A fault is defined as a DUT which has been identified to be defective. The column 'Uni' lists, for the particular BT, the union of the faults over all applied SCs; e.g., the BT March C-has been applied with 48 different SCs, resulting in a total detection of 234 faults. The column 'Int' list, for the particular BT, the intersection of the faults over all applied SCs; for March C-this is 39. In addition to Uni and Int, Table 2 also has columns denoted by 'U' and 'I'. The column 'U' denotes the number of faults detected for all SCs; whereby one stress has a given value (e.g., of the 48 applied March C-tests, 215 faults were detected for voltage stress V =V−= 4.5V ); similarly 'I' represents the intersection for a given stress (for March Cand V =V−= 4.5V , this is 39). From Table 2 Of the 731 faults detected in Phase 1, 37 have been detected only by a single test (see Figure 2 and Table 3 ), while 50 have been detected by two tests; see Table 4 . Note that the 50 DUTs which have been identified as being faulty by two different tests each; such that the total number of detected faults is 100, as shown in Table 4 . Of the list of 38 tests, 11 tests also appear in Table 3 ; they are marked with an '*'. Note that of the 38 tests, the contribution of the march tests to the FC is very low (only MarchCand MarchY are pure march tests!). The nonlinear tests (marked with 'N') detect a total of 43 faults and the long tests (marked with 'L') detect a total of 13 faults. Note that the SCs for the singles and fault pairs show a large variation, indicating that for a high FC the ITS should include many SCs. Figure 3 shows the FC as a function of the test time for different optimization algorithms. The Remove Hardest 'RemHdt' algorithm has the best performance (therefore the others will not be discussed); it first removes those single faults which require the longest test time to detect (are the Hardest), then it removes pairs of faults which are hardest to detect, etc. A graph like this can be used to make an economical trade off between the FC and the test time (=test cost). Table 5 shows the intersections of the unions of the groups; column 'GR' of Table 1 shows which tests belong to which group. The diagonal entries show the total FC of each group; non-diagonal entries show the intersections. The largest contributions to the total FC of 731 are: Group 5 (march tests) FC=372, group 11 (the '-L' tests) FC=342, and group 7 (the XMOVI and YMOVI tests) FC=282. From row or column 11 one can see that of the 342 faults detected by the '-L' tests, few faults are detected by tests of any of the other groups. This could be expected because of the unique timing used with the '-L' tests (see Section 2.2). From Ta- Table 1 ). Note furthermore that the '-L' tests (test IDs 650 and 660) have a relative low FC; probably due to the fact that DUTs which exhibited leakage have already been detected and eliminated in Phase 1. The most effective tests are XMOVI, PMOVI-R and YMOVI. Table 6 shows the Phase 2 tests which detect single faults (it is the Phase 2 equivalent of Table 3 ). A total of 32 DUTs have been found faulty by a single test each. Note that of the list of 13 tests only 2 tests (March U and March Y) are regular march tests; the single most effective test is MOVI and its variants. When comparing Table 6 and Table 3 , one can conclude that for Phase 2 (T = 70 o C) fewer test are required (13) to detect all single faults, and that in addition, the test time is much shorter; 55 sec. versus 1270 sec. Similarly, Table 7 shows the Phase 2 equivalent of Table 4 ; it consists of 22 tests (as compared with 38 for Table 4; i.e., Phase 1), it detects 29 faults (as compared with 50 for Phase 1) and requires a test time of 220 sec. (as compared with 2104 sec. for Phase 1). From this one can conclude that testing at T = 70 o C is more effective than at room temperature. Table 8 shows the FC of some of the BTs; they have been placed in the order of increasing fault detection capabilities, based on theoretical expectations [5] . From the Phase 1 'Uni' column, which has been taken from Table 2 
Conclusions
This paper summarizes the results of applying 42 base tests, each with up to 96 different stress conditions; resulting in a total of 1962 tests applied to 1896 chips. From this the following can be concluded:
• The most effective Phase 1 BTs are: the tests using the long timing (Scan-L and March C-L), likely due to cell leakage, and March Y; for Phase 2 they are XMOVI, PMOVI-R, and YMOVI (They all belong to the class of MOVI tests, indicating that the X and Y decoder paths are very timing critical).
• The FC for a given BT depends to a large extent on the used SC; hence, the determination of the most effective SC is very important. This is especially true for the tests which detect singles and pair faults.
• The Ac (address complement) address stress consistently scores worst; this indicates that faults are most likely between neighbor cells in the same row or column.
• BTs can be put in groups. From the FC at the group level (Table 5 ) one can conclude that many of the groups (such as the groups with the MOVI and the '-L' tests) cover faults of a specific class.
• Tests performed at a high temperature (T = 70 o C) are more efficient; in order to detect single and pair faults, a significant fewer number of tests are required with a significant reduction in test time.
• The SC which results in the highest FC for Phase 1 is AyDsS−V+ or AyDsS+V−, and applies to all tests; for Phase 2 it is AyDrS−V+ for all tests (see Table 8 ).
The lowest FC for Phase 1 is AcDcS−V+ and for Phase 2 it is AcDhS+V−; this indicates that Ac (address complement addressing) and Dh (the checkerboard data background) consistently produce the lowest FC.
• Variations on existing BTs increase the FC; when read operations are added to the end of the march elements, or when delays are added to the tests.
• In order to reduce the test time to an economically acceptable number (which is about 120 sec.) the nonlinear tests have to be eliminated. This requires a better understanding of the detected faults such that linear tests optimized for the specific faults can be designed.
• It has been shown that the tests with the most promising FC, based on what could be expected from the theory, also have the highest FC in practice. However, much still needs to be explained.
• No theoretical base exists to model stresses and predict the FC of a given SC; this still is a research topic.
• Last: The results have been obtained for the DRAM chips of [1] . For other chips, different results can be expected because of differences in design and fabrication process. 
